Abstract: The authors review amorphous silicon (a-Si:H) thin film transistor (TFT) integration and design considerations, including stability, and present examples of integration for two application areas: active matrix organic light emitting diode (AMOLED) displays and active matrix flat panel imagers (AMFPIs) for medical imaging. Pixel architectures and TFT circuit topologies are described that are amenable for vertically integrated, high aperture ratio or high fill factor pixels. Here, the OLED or detector layers are integrated directly above the TFT circuit layer to provide an active pixel area that is at least 80% of the total pixel area with an aperture ratio or fill factor that remains virtually independent of scaling. The design is based on physically-based compact TFT models, which accurately predict both static and dynamic behaviour.
Introduction
The TFT has evolved from its role as a switching device in active matrix arrays [1] to new application areas in largearea electronics, where it serves as a linear integrated circuit element. In all of these applications, the basic unit in the active matrix is the pixel, which is accessed by a matrix of gate and data lines. Figure 1 illustrates pixels of varying integration complexity for four different application areas: (a) LCD, (b) passive pixel sensor (PPS) and (c) active pixel sensor (APS) in imagers, and (d) OLED displays. The basic pixel architecture in all cases is very similar in topology, in that every pixel has a TFT, which plays the role of a switching element, the address lines run vertically and are connected to the gate of the TFT switch, and the data lines run horizontally. Depending on the application, there are different requirements on device performance, which in turn dictate the nature of the TFT structure and complexity of the fabrication process, and hence cost. Table 1 provides a comparison of TFT requirements for the different applications. The AMLCD is by far the least demanding in terms of TFT performance, since the device behaves solely as a digital switch. In AMFPI applications, the reverse (leakage) regime of operation of the TFT is critical [2] and becomes a key design constraint, which can limit the performance of the array in terms of its signal-to-noise ratio and dynamic range [3, 4] . In AMOLED displays, the forward static characteristics are of great importance, since the OLED requires a high drive current [5] .
In all of these cases, the question arises as to whether circuit techniques can be employed to compensate for intrinsic material shortcomings of Si:H so as to meet performance requirements. This paper addresses precisely these challenges. In particular, it examines the pixel architecture based on vertical integration of the active sensor or display layer, along with design considerations pertinent to readout or driver electronics, whose integration requires non-conventional design solutions to deal with the high material resistivity and high instability. Both design and integration are carried out based on compact models for TFT operation that we have developed, which accurately predict both the static and dynamic behaviour, and are implemented in VerilogA hardware description language [6] . This comes as a standard feature in most circuit simulation environments. The family of circuits presented here are critical to AMOLED displays. On-pixel charge gain circuits for AMFPIs are covered extensively in a companion paper [7] in this issue and will not be described here. The paper concludes with new research challenges in TFT integration. 
Compact TFT modelling
To examine the effect of geometrical parameters of the TFT on its characteristics, TFTs with different channel length, channel width and overlap length values were fabricated. To study the leakage characteristics of the TFT, up to 100 TFTs were put in parallel to increase the current to a measurable value [2, 8] . Figure 2a shows the cross-section of the TFT and Fig. 2b shows a photograph of the fabricated TFT arrays, including 60 TFTs in parallel (W/L ¼ 20 mm/ 10 mm). In the leakage current measurements, techniques such as delayed measurements and averaging were used to obtain meaningful numbers at very low (1 pA) DC current. As for the characterisation of the dynamic performance, a simple inverter circuit (to be seen later, in Fig. 5 ) is used. The circuit output is measured using an oscilloscope with a probe with C probe ¼ 13 pF and R probe ¼ 1 MO. The input pulse is a simple square wave between À5 and 15 V with a period of 10 ms, duty cycle of 50%, and rise time of 100 ns. Measurement data in static and dynamic operation are in good agreement with the modelling results. Figure 2c illustrates the complete model of the TFT, for the prediction of both static and dynamic characteristics. The current source I DS and contact resistances R D and R S constitute the static model. Depending on bias, four regimes of operation can be recognised for I DS (see Fig. 3 ); abovethreshold, forward subthreshold, reverse subthreshold (back channel) and Poole-Frenkel (front channel). The different regimes are explained in the following Sections. Figure 3 depicts a comparison of simulation and measurement results for both forward and reverse regimes.
Static model
Forward above-threshold: In the above-threshold region (V GS 4V T ), the Fermi level lies close to the conduction band-edge thus the acceptor-like tail states determine the characteristics of the TFT1 [9] [10] [11] , and I DS can be written as
Here, m FE is the effective field effect mobility, W and L the effective channel width and channel length, respectively, C i the gate dielectric capacitance (F cm
À2
), V GS the gatesource voltage, V T the threshold voltage and a the power parameter, i.e.
where v th is the thermal voltage and V nC the slope of the tail states density. The parameter in (1) describes channel length modulation, where l is the channel modulation parameter and V DS the drain-source voltage. In (1), m FE is the effective field effect mobility and z is the property of a-Si:H material. These parameters are given by
where N C is the free-electron density at the conduction band-edge, N nC the density of electrons trapped in the tail states, m n the band mobility, q the elementary charge and e Si the permittivity of a-Si:H. In the above-threshold region, the effect of the contact resistances becomes strongly visible by virtue of the high current. In particular, R S plays the role of a feedback resistance that should be considered in the extraction of the DC parameters. Since the values of the contact resistances are not a function of the channel length of the TFT, their values can be retrieved from measurements using different channel length values. Forward subthreshold: In the subthreshold region (V T 4V GS 4V Ts ), interface charges and deep defects in the a-Si:H bulk constitute the main source of charge. Here, conduction happens close to the interface where there is extended band-bending. In the subthreshold regime, I DS can be written as
where V TS denotes the boundary of the forward subthreshold [9, 10] , S f is the forward subthreshold slope, which is a measure of the density of states at the front interfaces, viz.
Here, C SS ¼ q 2 D SSf is the effective interface capacitance and D SSf the density of states at the front interface [10] . In (5), I 0S is the magnitude of subthreshold current
The model parameters in (1)- (7) are dependent on the material parameters and thus serve as measures for the quality of the interfaces and bulk a-Si:H. Consequently, they depend on process conditions as well as electrical or mechanical stresses. Reverse subthreshold: In the reverse regime of operation, there are two major mechanisms responsible for leakage current between drain and source: back channel (reverse subthreshold) and front channel (Poole-Frenkel) conduction [2] . Exactly which prevails depends on the applied bias and device geometry. The back channel conduction is responsible for the reverse subthreshold regime. Its due to a weak electron channel formed at the back a-Si:H/a-SiN x :H interface, as a result of the high defect density at that interface [12] and the presence of a positive drain voltage. Here,
where S r is the reverse subthreshold slope and g n a parameter accounting for two-dimensional effects. The difference between S r and S f can be associated with the distance of the back interface from the gate electrode, which is larger than that of the front interface. In addition, there is a screening effect associated with holes accumulated at the front interface, which serves to decrease the dependency of the electron density at the back interface on the gate voltage.
Front channel and Poole-Frenkel effect: The front channel conduction (via holes) is responsible for the exponential increase in current at high negative gate and high positive drain voltages (Fig. 3) . Accumulation of holes at the front a-Si:H/a-SiN x :H interface by virtue of a negative gate voltage provides a conduction path for this component of leakage. The holes are generated as a result of the PooleFrenkel emission in the gate-drain overlap vicinity [13, 14] .
Here, I DS is [14, 15] 
where J 0F is the effective current at zero bias, g p a parameter accounting for two-dimensional effects, OL the overlap area and V PF the effective Poole-Frenkel voltage parameter. Based on (9) Figure 4 shows the result of the channel length dependency of the drain-source current observed for high and low gate voltages, which helps to identify the two leakage mechanisms. The back channel component is dependent on channel length and can be viewed as a continuation of the subthreshold region into the reverse regime. The front channel component, however, is not dependent on the channel length. This implies that it is not limited by the charge profile across the active layer but by the injection of holes in the drain overlap vicinity.
Dynamic model
The dynamic model takes into account both the channel charge and the charge accumulated in the gate-source and gate-drain overlap areas. The model for the overlap capacitances (C ols and C old in Fig. 2c ) is straightforward [9, 10] . The dynamic model for the channel charge is based on a quasistatic assumption for the charge distribution in the channel and on estimation of the charge share for different terminals, i.e. gate (Q G ), source (Q S ), and drain 
Here, y is the location from the source side of the channel and Q ch (y) is the channel charge at that location. The transient currents flowing into each terminal can then be found as
Using (10) for the charge in the tail states, the abovethreshold charge model (Q i at ) can be written as
where i, j ¼ D, S or S, D [10] . The parameters a and b account for the applied bias between the gate and terminal i and between the gate and terminal j, respectively, and are defined as
Using the same method, the subthreshold charge (Q i st ) is
which takes into account the charge trapped in the interface states and deep defects of the a-Si:H material and C st is the effective subthreshold capacitance that is a function of the density of states at the back and front interfaces and deep states of the TFT. In (14) , V Tst is the threshold voltage and is determined by no-voltage band-bending at the interfaces [12] . Finally, the total channel charge associated with terminal i (Q i ) can be written as a sum of the subthreshold and above-threshold charge shares as
Fig . 2c shows the associated current sources for these charge shares I Dt and I St . Here, R dyn is a dynamic resistance that models the delay in the response of the TFT to the change in the bias voltages, and can be expressed as
where g off is the effective off conductance of the a-Si:H layer. Note that this resistance predicts the average delay of the channel and is able to model the change in slope observed in the capacitance-frequency measurement. It gives the expected charge and discharge time constant for the channel as predicted for a-Si:H [9] and poly silicon [16] TFTs. In the extraction of R dyn , the effect of series contact resistances should be excluded. It should be noted that the model does not consider the effect of the distributed channel capacitance accurately. However, this appears to have a trivial effect in the typical range of operating frequencies (fo50 kHz).
Trapping of carriers at deep energy levels has been reported in the literature and has been found to significantly affect the TFT's transient and static performance [8, 16] . The time constants associated with charge trapping and detrapping in deep levels can be of the order of milliseconds or more. In the above-threshold operation, trapping of electrons in these states provides a slow decay of current that is observed in our experiments and also reported in literature [16] . The observation of the so-called Fermi-level relaxation [8] , which is associated to the release time of electrons from the deep energy levels during the turn-off process of the TFT, also signifies the influence of the trapped carriers on the transient characteristics of the TFT. The effect of trapped carriers is modelled by using a capacitance C t and a resistance R t , where
Here, g t0 is the effective conductance for the trapped charge and C t0 the effective capacitance (F cm 2 ) that is proportional to the density of deep trap states in the a-Si:H bulk. The effective time constant of these two components models the average trapping and detrapping time constant for the a-Si:H TFT. The presence of C t affects the threshold voltage by DV T and the subthreshold slope by DS f . Therefore, the static parameters V T , S f , and I 0s are modified to
Here, the primed parameters denote the new parameter values and reflect the effect of trapped charge on the static parameters of the TFT. Figure 5 illustrates the measurement circuit and the comparison of measured and simulated results for the inverter circuit. A reasonably good agreement between measurements and simulation results validates the accuracy of the dynamic model. The above static and dynamic models are implemented in VerilogA hardware description language and are used for the design and analysis of the circuits which follow. [17, 18] . The aperture ratio or fill factor is defined as the ratio of active (light emitting or sensing) area to the total pixel area. Increasing the on-pixel density of TFT integration for stable drive current in AMOLEDs or charge gain AMFPIs in conventional pixel designs reduces the size of the active area. The same happens when pixel sizes are scaled down. The solution to having an aperture ratio or fill factor that is invariant on scaling or on-pixel integration density is to vertically stack the active layer on the backplane electronics (Fig. 6 ). This implies a continuous back electrode over the pixel, which can give rise to parasitic capacitance, whose effects become significant when the electrode runs over the switching and other thin film transistors (TFTs). Here, the presence of the back electrode can induce a parasitic channel in TFTs giving rise to high leakage current. The leakage current is the current that flows between source and drain of the TFT when the gate of the TFT is in its OFF state.
In the following, we describe a TFT structure that lends itself well to reduced leakage current, along with drive circuits for AMOLED displays. Charge-gain circuits for AMFPIs are described in detail in a companion paper [7] and will not be described here.
Dual-gate TFT structure
To minimise the conduction induced in all TFTs in the pixel by the back electrode, an alternate TFT structure based on a dual gate structure [19] is employed, in which the voltage on the top gate can be chosen such that the charge induced in the (parasitic) top channel of the TFT is minimised. The objective underlying the choice of the voltage on the top gate is to minimise parasitic capacitance in the circuit and leakage currents in the TFTs, so as to enhance circuit performance. In what follows, we describe the theory of operation of the dual gate TFT. Figure 7 illustrates the structure of a double-gate TFT fabricated for this purpose. The fabrication steps are the same as of that of a normal inverted staggered TFT structure except that it requires an additional mask for patterning the top gate. The length of the TFT is around 30 mm to provide enough spacing between source and drain for the top gate, and the width is made very large with four of these TFTs interconnected in parallel to create a sizeable leakage current for measurement. Figure 8 shows results of static current measurements for three cases: first, when the top gate is tied to 0 V; secondly, when the top gate is floating; and thirdly when the top gate is shorted to the bottom gate. With a floating top gate, the characteristics are almost similar to those of a normal single gate TFT. Here, the leakage current is relatively high and can increase when this floating node increases in value. The lowest values of leakage current are obtained when the top gate is pegged to either 0 V or to the voltage of the bottom gate. In particular, with the latter the performance of the TFT in the (forward) subthreshold regime of operation is significantly improved. This enhancement in subthreshold performance can be explained by the forced shift of the effective conduction path away from the bottom interface to the bulk a-Si:H region due to the positive bias on the top gate. This in turn decreases the effect of the trap states at the bottom interface on the subthreshold slope of the TFT.
Thus a good overall performance for the TFT is observed when the top gate is either biased at 0 V or connected to the bottom gate. However, it should be noted that although the top gate reduces the leakage current of the TFT, it can potentially degrade pixel circuit performance by possible parasitic capacitances introduced when vertically stacking the OLED pixel. Thus, the choice of top gate connection becomes extremely critical. For example, if the top gates in the pixel circuit are connected to the bottom gates of the associated TFTs, this gives rise to parasitic capacitances located between the gates and the cathode, which can lead to undesirable display operation (due to the charging up of the parasitic capacitance) when the multiplexer O/P drives the TFT switch. However, if the top gates are grounded, this results in the parasitic capacitance being grounded to yield reliable and stable circuit operation.
AMOLED display pixel drivers
Active matrix addressing, which is needed for high information content formats, involves a layer of backplane electronics based on TFTs to provide the bias voltage and drive current needed in each OLED pixel [5] . The a-Si:H backplane adequately meets many of the drive requirements for small-area displays such as those needed in pagers, cell phones and other mobile devices. The lower mobility associated with a-Si:H TFTs (m FE B1 cm 2 /Vs) is not a limiting factor since the drive transistor in the pixel can be scaled up in area to provide the needed drive current, without necessarily compromising the aperture ratio.
Voltage and current drive circuits: The OLED drive circuits we illustrate here are the well known voltageprogrammed 2-T circuit and the more sophisticated currentprogrammed DV T -compensated 5-T version (see Fig. 9 and Fig. 10, respectively) [17] . The latter is a significant variation of the design recently reported in [20] , with reduced pixel area, reduced leakage, lower supply voltage, higher linearity and larger dynamic range.
We first describe the operation of the relatively simple voltage-driven 2-T circuit. When the address line is activated, the voltage on the data line starts charging capacitor C S and the gate capacitance of the driver transistor T2. Depending on the voltage on the data line, the capacitor charges up to turn the driver transistor T2 on, which then starts conducting to drive the OLED with the appropriate level of current. When the address line is turned off, T1 is turned off but the voltage at the gate of T2 remains since the leakage current of T1 is trivial in comparison. Hence, the current through the OLED remains unchanged after the turn-off process. The OLED current changes only the next time around when a different voltage is written into the pixel.
Unlike the previous circuit, the data that is written into the 5-T pixel in this case is a current. The address line voltage V address and I data are activated or deactivated simultaneously. When V address is activated, it forces T1 and T2 to turn on. T1 immediately starts conducting but T2 does not since T3 and T4 are off. Therefore, the voltages at the drain and source of T2 become equal. The current flow through T1 starts charging the gate capacitor of transistors T3 and T5, very much like the 2-TFT circuit. The currents of these transistors start increasing and consequently T2 starts to conduct current. Therefore, T1's share of I data reduces and T2's share of I data increases. This process continues until the gate capacitors of T3 and T5 charge (via T1) to a voltage that forces the current of T3 to be I data . At this time, the current of T1 is zero and the entire I data goes through T2 and T3. At the same time, T5 drives a current through the OLED, which is ideally equal to I data *(W5/ W3), which signifies a current gain. Now if I data and V address are deactivated, T2 will turn off, but due to the presence of capacitances in T3 and T5, the current of these two devices cannot be changed easily, since the capacitances keep the bias voltages constant. This forces T4 to conduct the same current as that of T3, to enable the driver T5 to drive the same current into the OLED even when the write period is over. Writing a new value into the pixel then changes the current driven into the OLED.
The transfer characteristics for 2-T and 5-T circuits are illustrated in Fig. 11 and Fig. 12 , respectively. The weaknesses of the 2-T circuit are clear; its transfer ratio V data / I OLED is poor for low supply voltages. In fact, we see a clear saturation of the OLED drive current even at low data line voltages. This saturation effect, although not shown, occurs even at high supply voltages when there is a shift in the threshold voltage (DV T ) of the drive transistor T2. In contrast, a much improved linearity in the transfer characteristics (I data /I OLED ) is observed for the 5-T circuit. Here, a gain is clearly observed with good dynamic range for drive currents in the range I OLED r10 mA, which is realistic for high brightness. The circuit is stable against shifts in V T . This 5-T circuit operates at much lower supply voltages, has a much larger drive current and occupies less area compared to [20] .
TFT fabrication on plastic substrates
Although there are numerous advantages with the use of plastic substrates, there are several technological issues that need to be addressed [21] . First, fabrication on plastic requires the reduction of the deposition temperature for the a-Si:H, a-SiN x and microcrystalline (mc-Si:H) films, and secondly, the substrate cannot serve as a mechanical support for the multilayer device structure due to its reduced thickness and Young's modulus. Here, bendinginduced mechanical stresses, in addition to the internal stress, can cause the layers to break and peel off. Thus, mechanical stress in single layers as well as in the composite device structure needs to be optimised.
Low temperature TFT fabrication
Reducing the deposition temperature in PECVD a-Si:H technology using a SiH 4 source gas causes a decrease of the hydrogen surface diffusion coefficient, which leads to increased polyhydride bonding in the film to yield poor electronic properties [22] . However, a-Si:H films with predominantly monohydride bonding have been deposited at low temperature by use of hydrogen or helium dilution followed by post-deposition annealing at 1601C [23] . Despite the challenges of obtaining good electronic grade semiconductor and insulator materials at low temperature, several groups have recently reported successful fabrication of a-Si:H TFTs on plastic substrates [24] [25] [26] and one can notice a significant progress in the performance of devices [21, 27] .
Trilayer inverted staggered TFTs incorporating a-Si:H and a-SiN x films have been fabricated using a wet etchingbased process with five photolithographic steps [28] . Corning 7037 glass and 50 mm thick Kaptont (DuPont) polyimide foil were used as substrates. The device crosssection is shown in Fig. 13 . Both glass and plastic substrates were processed in the same way with the only exception that the plastic substrate was coated on both sides with B500 nm thick silicon nitride film before the deposition of the gate metal. This coating offers protection against humidity and liquid chemical agents and serves as a good mechanical support for the devices. Also, since the thermal expansion coefficient of Kapton s HN is about one order of magnitude higher than that of silicon nitride, this coating reduces the thermally induced strain. The TFTs on glass were intended to serve as a reference. Figure 14 illustrates the fabrication process sequence. The semiconductor and insulator layers were deposited by 13.56 MHz PECVD at a temperature of 1201C, while Al gate metal and source drain contacts were deposited at room temperature in a magnetron sputtering system. The aSi:H films were deposited from a 10% SiH 4 +90% H 2 gas mixture. Amorphous silicon nitride films were deposited from a SiH 4 +(50% NH 3 +50% N 2 )+He gas mixture. The n + -Si contact layer was based on heavily doped mc-Si [29] . The thicknesses of the a-SiN x gate dielectric, the a-Si:H channel layer and the n + -Si contact layer were 300 nm, 50 nm and 100 nm, respectively. Test TFTs had gate length in the range 25-200 mm and the same channel width of 100 mm. Static characteristics of TFTs were measured using a semiconductor characterisation system comprised of Keithley 236 SMUs. 
Current-voltage and transfer characteristics
Typical output characteristics for TFTs with channel length of 25 mm fabricated on glass and plastic substrates are presented in Fig. 15a and 15b , respectively. The ON current for the TFT on a plastic substrate is about factor of two lower than for the device fabricated on a glass substrate. The performance of TFTs on both types of substrates is further compared in Fig. 16 , in terms of the transfer characteristics for V DS ¼ 0.1 V and the extracted values of threshold voltage and field effect mobility for each channel length and substrate type. The TFTs on plastic have a higher threshold voltage (V T B4-5 V) than TFTs fabricated on glass (V T B2-3 V). Therefore, the lower ON current observed for TFTs on plastic substrates (Fig. 15 ) is due to its higher threshold voltage. Here, the maximum ON current is 6.7 mA which corresponds to L ¼ 25 mm and V DS ¼ V GS ¼ 20 V. The values of field effect mobility for TFTs on glass and plastic appear to be very similar and follow the same dependence on transistor channel length (Fig. 16b) . The extracted device mobility is about 0.5 cm 2 /Vs for a channel length of L ¼ 25 mm, and increases to 0.7 cm 2 / Vs for larger channel lengths. The latter value is representative of the intrinsic channel performance, since it is least affected by the source and drain series contact resistances.
New challenges in TFT integration
One of the key issues in TFT integration for imaging or display applications lies in the reduction of pixel size. One way this can be achieved is based on the approaches discussed before on vertically integrated pixel architectures. Such architectures provide close to a 100% fill factor. However, the challenges here lie in reducing the pixel's parasitic capacitance, leakage current and mechanical stress associated with the multiple thin film stack. Alternatively, with a laterally integrated (i.e. nonoverlapping) pixel architecture, to reduce the pixel size without compromising fill factor (or aperture ratio) dictates the reduction of the area occupied by a TFT. The fill factor, which represents the percentage of photosensitive area in the pixel, is a vital parameter that determines image brightness, contrast ratio, dynamic range, signal-to-noise ratio, etc. Thus for highresolution imaging applications (whereby adequate fill factor is preserved with pixel scaling) and high-density TFT integration for large-area electronics, we need to consider alternate TFT configurations, in which the dimensions of the TFT are not limited by fabrication issues associated with lithography and etching. The most promising are the vertical TFT (VTFT) and the self-aligned TFT, since they do not require any photolithographic patterning for source and drain formation. These configurations not only reduce the effective area occupied by the TFT, they also reduce parasitic resistances and capacitances, the readout time, and charge sharing effects arising from source/gate and drain/gate overlap. Significant reduction in area can be achieved with the vertical TFT structure [30] [31] [32] since it does not occupy a large lateral area. The active channel in this device is deposited vertically. In contrast to the conventional lateral structure, the channel length in the VTFT is defined by the a-SiN x :H layer thickness in a drain-source island, and thus the channel length can be precisely controlled by film thickness. Therefore, the area occupied by the VTFT is not a function of the aspect ratio (W/L). Although the concept of the VTFT was reported in the early eighties [30] , a study of the leakage current and dynamic characteristics of the device has hitherto hardly been broached. The leakage current, stability in threshold voltage and capacitance are key considerations. Thus, the design process and material quality have to be optimised [31, 32] to achieve a high performance of the transistor with respect to low leakage, high stability and reduced parasitic capacitance. Crucial benefits of this device are not only in high fill factor imaging, but also in other high-resolution applications, including displays.
A technology that holds promise for realisation of the self-aligned TFT is based on plasma immersion doping [33] [34] [35] . This techniques involves the acceleration of dopant ions from a plasma by a voltage (self-bias, or externally biased) towards the substrate, where they get implanted [36] . Unlike the conventional ion implantation technique, large areas (practically the whole wafer) can be implanted in a short time, leading to high wafer throughput. At moderate bias voltages (o1 kV), the doping is limited to surface and subsurface regions (o100 nm or so), thus fulfilling the shallow-doping requirements. Although there is no mass separation in plasma doping, the right choice of process gases and chamber material will eliminate the risk of unwanted species being implanted. The dopant activation can be achieved by rapid thermal annealing [37] or excimer laser annealing depending on the available thermal budget.
